## TRINAMIC

MOTION CONTROL

## TMC249/A - DATASHEET

## High current microstep stepper motor driver

 with stallGuard ${ }^{\text {TM }}$, protection / diagnostics and SPI InterfaceTRINAMIC ${ }^{\circledR}$ Motion Control GmbH \& Co KG Hamburg, Germany



## Features

The TMC249 / TMC249A (1) is a dual full bridge driver IC for bipolar stepper motor control applications. The TMC249 is realized in a HVCMOS technology and directly drives eight external Low-RDS-ON high efficiency MOSFETs. It supports more than 6000 mA coil current. The low power dissipation makes the TMC249 an optimum choice for drives, where a high reliability is desired. With additional drivers, motor current and voltage can be increased. The integrated unique sensorless stall detection (pat. pend.) stallGuard ${ }^{\text {TM }}$ makes it a good choice for applications, where a reference point is needed, but where a switch is not desired. Its ability to predict an overload makes the TMC249 an optimum choice for drives, where a high reliability is desired. Internal DACs allow microstepping as well as smart current control. The device can be controlled by a serial interface (SPI ${ }^{\text {тм }}{ }^{\text {i }}$ ) or by analog / digital input signals. Short circuit, temperature, undervoltage and overvoltage protection are integrated.

- More than 6000 mA using 8 external MOS transistors (e.g. 4A RMS)
- Sensorless stall detection stallGuard ${ }^{\text {TM }}$ and load measurement integrated
- Control via SPI with easy-to-use 12 bit protocol or external analog / digital signals
- Short circuit, overvoltage and over temperature protection integrated
- Status flags for overcurrent, open load, over temperature, temperature pre-warning, undervoltage
- Integrated 4 bit DACs allow up to 16 times microstepping via SPI, any resolution via analog control (for up to 64 microsteps via SPI see last manual page)
- Mixed decay feature for smooth motor operation
- Slope control user programmable to reduce electromagnetic emissions
- Chopper frequency programmable via a single capacitor or external clock
- Current control allows cool motor and driver operation
- 7 V to 34 V motor supply voltage (A-type)
- up to 58 V motor supply voltage using a few additional low cost components
- 3.3 V or 5 V operation for digital part
- Low power dissipation via low RDS-ON power stage
- Standby and shutdown mode available
- Choice of SO28 or chip size MLF package
(1) The term TMC249 in this datasheet always refers to the TMC249A and the TMC249. The major differences in the older TMC249 are explicitly marked with "non-A-type". The TMC249A brings a number of enhancements and is fully backward compatible to the TMC249.
FEATURES ..... 1
PINNING ..... 5
Package codes .....  5
SO28 Dimensions ..... 6
QFN32 DIMENSIONS ..... 6
APPLICATION CIRCUIT / BLOCK DIAGRAM ..... 7
Pin Functions ..... 7
SELECTING POWER TRANSISTORS ..... 8
LISt OF RECOMMENDED TRANSISTORS ..... 8
LAYOUT CONSIDERATIONS ..... 9
USING ADDITIONAL POWER DRIVERS ..... 10
CONTROL VIA THE SPI INTERFACE ..... 11
Serial data word transmitted to TMC249 ..... 11
Serial data word transmitted from TMC249 ..... 11
TYPICAL MOTOR COIL CURRENT VALUES ..... 12
Base current control via INA and INB in SPI mode ..... 12
Controlling the power down mode via the SPI interface ..... 12
Open load detection ..... 13
Standby and shutdown mode ..... 13
Power saving ..... 13
STALL DETECTION STALLGUARD ${ }^{\text {TM }}$ ..... 14
Using the sensorless load measurement ..... 14
IMPLEMENTING SENSORLESS STALL DETECTION ..... 14
PROTECTION FUNCTIONS ..... 15
Overcurrent protection and diagnosis ..... 15
OVER TEMPERATURE PROTECTION AND DIAGNOSIS ..... 15
Overvoltage protection and ENN pin behavior ..... 15
CHOPPER PRINCIPLE ..... 16
Chopper cycle / Using the mixed decay feature ..... 16
AdAPting the sine wave for smooth motor operation ..... 17
Blank Time ..... 17
Blank time settings ..... 17
CLASSICAL NON-SPI CONTROL MODE (STAND ALONE MODE) ..... 18
Pin functions in stand alone mode ..... 18
InPUT SIGNALS FOR MICROSTEP CONTROL IN STAND ALONE MODE ..... 18
UNIPOLAR OPERATION ..... 19
DIFFERENCES OF SHORT CIRCUIT BEHAVIOR IN UNIPOLAR OPERATION MODE. ..... 19
DIFFERENCES IN CHOPPER CYCLE IN UNIPOLAR OPERATION MODE ..... 19
CALCULATION OF THE EXTERNAL COMPONENTS ..... 20
Sense Resistor ..... 20
EXAMPLES FOR SENSE RESISTOR SETTINGS ..... 20
High side overcurrent detection resistor $\mathrm{R}_{\text {SH }}$ ..... 20
MAKING THE CIRCUIT SHORT CIRCUIT PROOF ..... 21
Oscillator Capacitor ..... 22
Table of oscillator frequencies ..... 22
PULL-UP RESISTORS ON UNUSED INPUTS ..... 22
POWER SUPPLY SEQUENCING CONSIDERATIONS ..... 22
Slope Control Resistor ..... 23
ABSOLUTE MAXIMUM RATINGS ..... 24
ELECTRICAL CHARACTERISTICS ..... 24
Operational Range ..... 24
DC CHARACTERISTICS ..... 25
AC Characteristics ..... 27
Thermal Protection. ..... 27
SPI INTERFACE TIMING ..... 28
Propagation Times ..... 28
Using the SPI interface ..... 28
SPI FILTER ..... 28
APPLICATION NOTE: EXTENDING THE MICROSTEP RESOLUTION ..... 29
DOCUMENTATION REVISION ..... 30


## Life support policy

TRINAMIC Motion Control GmbH \& Co KG does not authorize or warrant any of its products for use in life support systems, without the specific written consent of TRINAMIC Motion Control GmbH \& Co KG.

Life support systems are equipment intended to support or sustain life, and whose failure to perform, when properly used in accordance with instructions provided, can be reasonably expected to result in personal injury or death.

## © TRINAMIC Motion Control GmbH \& Co KG 2005

Information given in this data sheet is believed to be accurate and reliable. However no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties, which may result from its use.

Specifications subject to change without notice.

## Pinning

| LA1 | $\checkmark$ | 28 | HA2 |
| :---: | :---: | :---: | :---: |
| LA2 2 |  | 27 | HA1 |
| SRA 3 | $\infty$ | 26 | ANN |
| OSC 4 | $\bigcirc$ | 25 | AGND |
| SDO 5 | $\bigcirc$ | 24 | SLP |
| SDI 6 | K | 23 | INA |
| SCK $\quad 7$ | + | 22 | INB |
| CSN 8 | N | 21 | vcc |
| ENN 9 | O | 20 | GND |
| SPE 10 | へ | 19 | VS |
| BL1 11 | $\underset{\sim}{2}$ | 18 | VT |
| SRB 12 | 上 | 17 | BL2 |
| LB2 13 |  | 16 | HB1 |
| LB1 ${ }^{14}$ |  | 15 | HB2 |



Note: Cooling plane on -LA type should be connected to GND or left open.

## Package codes

| Type | Package | Temperature range | Lead free | Code/marking |
| :--- | :--- | :--- | :--- | :--- |
| TMC249A | SO28 | automotive (1) | Yes | TMC249A-SA |
| TMC249 | SO28 | automotive (1) | From date code 0505 <br> (wwyy) | TMC249-SA |
| TMC249A | QFN32, 7*7mm | automotive (1) | Yes | TMC249A-LA / <br> 249A-LA |

(1) ICs are not tested according to automotive standards, but are usable within the complete automotive temperature range.

## SO28 Dimensions



| REF | MIN | MAX |
| :--- | :--- | :--- |
| A | 10 | 10.65 |
| B | 17.7 | 18.1 |
| C | 7.4 | 7.6 |
| D | 1.4 |  |
| E | 2.65 |  |
| F | 0.25 |  |
| G | 0.1 | 0.3 |
| H | 0.36 | 0.49 |
| I | 0.4 | 1.1 |
| K | 1.27 |  |

All dimensions are in mm .

## QFN32 Dimensions

| REF | MIN | NOM | MAX |
| :--- | :--- | :--- | :--- |
| A | 0.80 | 0.90 | 1.00 |
| A1 | 0.00 | 0.02 | 0.05 |
| A3 |  | 0.20 |  |
| L1 | 0.03 |  | 0.15 |
| D |  | 7.0 |  |
| E |  | 7.0 |  |
| D2 | 5.00 | 5.15 | 5.25 |
| E2 | 5.00 | 5.15 | 5.25 |
| L | 0.45 | 0.55 | 0.65 |
| b | 0.25 | 0.30 | 0.35 |
| e |  | 0.65 |  |

All dimensions are in mm.
Attention: Drawing not to scale.


BOTTOM VIEW WITH TYPEC ID



## Application Circuit / Block Diagram



Pin Functions

| Pin | Function | Pin | Function |
| :--- | :--- | :--- | :--- |
| VS | Motor supply voltage | VT | Short to GND detection comparator - <br> connect to VS if not used |
| VCC | $3.0-5.5 V ~ s u p p l y ~ v o l t a g e ~ f o r ~ a n a l o g ~$ <br> and logic circuits | GND | Digital / Power ground |
| AGND | Analog ground (Reference for SRA, <br> SRB, OSC, SLP, INA, INB, SLP) | OSC | Oscillator capacitor or external clock <br> input for chopper |
| INA | Analog current control phase A | INB | Analog current control input phase B |
| SCK | Clock input of serial interface | SDO | Data output of serial interface (tri-state) |
| SDI | Data input of serial interface | CSN | Chip select input of serial interface |
| ENN | Device enable (low active), and <br> overvoltage shutdown input | SPE | Enable SPI mode (high active). Tie to <br> GND for non-SPI applications |
| ANN | Enable analog current control via <br> INA and INB (low active) | SLP | Slope control resistor. Tie to GND for <br> fastest slope |
| BL1, BL2 | Digital blank time select | SRA, SRB | Bridge A/B current sense resistor input |
| HA1, HA2, <br> HB1, HB2 | Outputs for high side P-channel <br> transistors | LA1, LA2, |  |
| LB1, LB2 |  |  |  | | Outputs for low side N-channel |
| :--- |
| transistors |

## Selecting Power Transistors

Selection of power transistors for the TMC249 depends on required current, voltage and thermal conditions. Driving large transistors directly with the TMC249 is limited by the gate capacity of these transistors. If the total gate charge is too high, slope time increases and leads to a higher switching power dissipation. A total gate charge of maximum $25 n \mathrm{nC}$ per transistor pair ( N gate charge +P gate charge) is recommended (at $25 n C$, tie pin SLP to GND to get an acceptable slope). The table below shows a choice of transistors which can be driven directly by the TMC249. The maximum application current mainly is a function of cooling and environment temperature. RDSon and gate charge are read at the nominal drive voltage of 6 V and $25^{\circ} \mathrm{C}$.

All of these transistor types are mainly cooled via their drain connections. In order to provide sufficient cooling, the transistors should be directly connected to massive traces on the PCB which are widened near the transistor package, providing a copper area of some square cm . The heat then is dissipated vertically through the PCB to a massive power or ground plane, which shall cover most of the PCB area in order to use the whole PCB for cooling. As an example, the minimum PCB size required to reach the given current for the SI7501, is about 42 mm * 42 mm , yielding in a heat up of the transistor packages of about $85^{\circ} \mathrm{C}$ above ambient temperature. With a $100 \mathrm{~mm}{ }^{*} 100 \mathrm{~mm}$ PCB, this reduced to $70^{\circ} \mathrm{C}$ above ambient temperature, so that safe operation is possible up to $60^{\circ} \mathrm{C}$ ambient temperature at maximum current (transistor package at $130^{\circ} \mathrm{C}$ ).

## List of recommended transistors

| Manufacturer and type | Package (\#Trans) | max. application voltage | RDS $_{\text {on }}$ [Ohm] | Total gate charge [nC] | Typical maximum application current | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fairchild Semi FDD 8424 H | $\begin{aligned} & \begin{array}{l} \text { TO252-4 } \\ (1 N, 1 P) \end{array} \\ & \hline \end{aligned}$ | 34V | $\begin{array}{\|l\|} \hline 0.023 \\ 0.045 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 10 \\ 10 \\ \hline \end{array}$ | 6000mA | (1) (2) |
| Siliconix SI 7501 DN | PPack <br> (1N,1P) | 28.5V | $\begin{array}{\|l\|} \hline 0.035 \\ \hline 0.055 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 5.5 \\ 8.0 \\ \hline \end{array}$ | 4200mA | (1) |
| TRINAMIC TMC34NP | $\begin{array}{\|l\|} \hline \text { PPack } \\ (1 N, 1 P) \\ \hline \end{array}$ | 28.5V | $\begin{array}{\|l\|} \hline 0.035 \\ 0.055 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 5.5 \\ 8.0 \\ \hline \end{array}$ | 4200mA | (1) |
| Fairchild Semi FDS 8960 | $\begin{aligned} & \hline \text { SO8 } \\ & (1 \mathrm{~N}, 1 \mathrm{P}) \\ & \hline \end{aligned}$ | 34V | $\begin{array}{\|l\|} \hline 0.023 \\ 0.050 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 7.0 \\ 7.0 \\ \hline \end{array}$ | 4000mA | (1) (2) |
| Fairchild Semi FDS 8958 A | $\begin{aligned} & \hline \text { SO8 } \\ & (1 \mathrm{~N}, 1 \mathrm{P}) \\ & \hline \end{aligned}$ | 28.5V | $\begin{array}{\|l\|} \hline 0.023 \\ 0.050 \\ \hline \end{array}$ | $\begin{aligned} & 7.0 \\ & 7.0 \\ & \hline \end{aligned}$ | 4000mA | (2) |
| Siliconix SI 4599 DY | $\begin{aligned} & \text { SO8 } \\ & (1 N, 1 P) \end{aligned}$ | 34V | $\begin{array}{\|l\|} \hline 0.035 \\ \hline 0.050 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 6.0 \\ 15.5 \end{array}$ | 4000mA | (1) |
| Siliconix SI 4532 ADY | $\begin{array}{\|l\|} \hline \text { SO8 } \\ (1 N, 1 P) \\ \hline \end{array}$ | 28.5V | $\begin{array}{\|l\|} \hline 0.055 \\ 0.080 \\ \hline \end{array}$ | $\begin{aligned} & 4.5 \\ & 6.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3000 \mathrm{~mA} \\ & 5000 \mathrm{~mA} \text { (2 parallel) } \end{aligned}$ | (3) |
| Fairchild Semi FDS 8333C | $\begin{aligned} & \hline \text { SO8 } \\ & (1 N, 1 P) \end{aligned}$ | 28.5 V | $\begin{array}{\|l\|} \hline 0.075 \\ 0.130 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 2.9 \\ 3.0 \\ \hline \end{array}$ | $\begin{aligned} & 2800 \mathrm{~mA} \\ & 5000 \mathrm{~mA} \text { (2 parallel) } \end{aligned}$ | (3) |
| $\begin{aligned} & \text { IRF } 9952 \\ & \text { (/ IRF 7509) } \end{aligned}$ | $\begin{aligned} & \hline \text { SO8 } \\ & (1 N, 1 P) \end{aligned}$ | 28.5V | $\begin{aligned} & 0.075 \\ & 0.280 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 4.5 \\ & 4.0 \\ & \hline \end{aligned}$ | 2500mA |  |
| TRINAMIC TMC32NP-MLP | $\begin{aligned} & \mathrm{MLP} \\ & (1 \mathrm{~N}, 1 \mathrm{P}) \end{aligned}$ | 28.5V | $\begin{array}{\|l\|} \hline 0.120 \\ 0.250 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 2.8 \\ 2.5 \\ \hline \end{array}$ | $\begin{aligned} & 2300 \mathrm{~mA} \\ & 4400 \mathrm{~mA}(2 \text { parallel) } \end{aligned}$ | very <br> small! |
| $\begin{aligned} & \text { Siliconix } \\ & \text { SI } 5504 \end{aligned}$ | $\begin{array}{\|l\|} \hline 1206-8 \\ (1 N, 1 P) \\ \hline \end{array}$ | 28.5V | $\begin{aligned} & \hline 0.090 \\ & 0.170 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 3.0 \\ & 3.2 \end{aligned}$ | 2000mA | very small! |
| TRINAMIC TMC32NP2-SM8 | SM8 <br> (2N,2P) | 28.5V | $\begin{array}{\|l\|} \hline 0.120 \\ 0.250 \\ \hline \end{array}$ | $\begin{aligned} & 2.8 \\ & 2.5 \end{aligned}$ | 2000mA | only 2 packages! |
| Siliconix <br> SI 4559 EY | $\begin{aligned} & \text { SO8 } \\ & (1 N, 1 P) \end{aligned}$ | $\begin{aligned} & 34 \mathrm{~V} \text { or } \\ & 58 \mathrm{~V}(\text { see } \mathrm{A} / \mathrm{N}) \end{aligned}$ | $\begin{array}{\|l\|} \hline 0.045 \\ 0.120 \\ \hline \end{array}$ | $\begin{aligned} & 11 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3000 \mathrm{~mA} \\ & 2500 \mathrm{~mA}(\text { at } 48 \mathrm{~V}) \end{aligned}$ | (4) |

(1) These P-channel transistors have a very high drain to gate capacity, which may introduce destructive current impulses into the HA/HB outputs by forcing them above the power supply level, depending on the low-side slope. To ensure reliability, connect one MSS1P3 or ZHCS1000 or an SS14 1A Schottky diode or similar to both HA and HB outputs against VS to protect them.
(2) Compare (1), but for N-channel transistor. Protect LA/LB outputs with one Schottky diode to GND.
(3) Higher current with two devices in parallel, i.e. using 8 double transistors instead of four.
(4) See application note document for simple extension to operate at up to 58 V .

## Layout Considerations

For optimal operation of the circuit a careful board layout is important, because of the combination of high current chopper operation coupled with high accuracy threshold comparators. Please pay special attention to massive grounding. Depending on the required motor current, either a single massive ground plane or a ground plane plus star connection of the power traces may be used. The schematic shows how the high current paths can be routed separately, so that the chopper current does not flow through the system's GND-plane. Tie the TMC249's AGND and GND to the GND plane. Additionally, use enough filtering capacitors located near to the board's power supply input and small ceramic capacitors near to the power supply connections of the TMC249. Use low inductance sense resistors, or add a ceramic capacitor in parallel to each resistor to avoid high voltage spikes. In some applications it may become necessary to introduce additional RC-filtering into the SRA / SRB line, as shown in the schematic, to prevent spikes from triggering the short circuit protection or the chopper comparator. Alternatively, a 470 nF ceramic capacitor can be placed across the sense resistors. If you want to take advantage of the thermal protection and diagnosis, ensure, that the power transistors are very close to the package, and that there is a good thermal contact between the TMC249 and the external transistors. Please be aware, that long or thin traces to the sense resistors may add substantial resistance and thus reduce output current. The same is valid for the high side
 shunt resistor. Place the optional shunt resistor voltage divider near the TMC249, in order to avoid voltage drop in the VCC plane to add up to the measured voltage.

## Using additional Power Drivers

For higher voltage and higher output current it is possible to add external MOSFET gate drivers. Both, dedicated transistor drivers are suitable, as well as a circuit based on standard HCMOS drivers. It is important to understand the function of dedicated gate drivers for N -channel transistors: Since the chopping also can be stopped in open load conditions, the gate drive circuit for the upper transistors should allow for continuous ON conditions. In the schematic below this is satisfied by attaching a weak additional charge pump oscillator and pumping the VS up to the high voltage supply. Do not enable the TMC249, before the gate driver capacitors are charged to an appropriate voltage. A current sensing comparator in the VM line pulling down the VT pin by some 100 mV on overcurrent can be added, if required. Since the TMC249 in this application can not sense switch-off of the transistor gates to ensure break-before-make operation, the break before-make-delays have to be set by capacitive loading of its transistor drive outputs. The capacitors CdHS and CdLS are charged / discharged with the nominal gate current. The opposite output is not enabled, before the switching-off output has been discharged to 0.5 V . To calculate the timing, refer to the required logic levels of the attached power driver, resp. the attached PMOS. For CdHS and CdLS 470pF give about 100ns. Both circuits do not show decoupling capacitors and further details.


## Control via the SPI Interface

The SPI data word sets the current and polarity for both coils. By applying consecutive values, describing a sine and a cosine wave, the motor can be driven in microsteps. Every microstep is initiated by its own telegram. Please refer to the description of the analog mode for details on the waveforms required. The SPI interface timing is described in the timing section. We recommend the TMC428 to automatically generate the required telegrams and motor ramps for up to three motors.

## Serial data word transmitted to TMC249

(MSB transmitted first)

| Bit | Name | Function | Remark |
| :---: | :--- | :--- | :--- |
| 11 | MDA | mixed decay enable phase A | "1" = mixed decay |
| 10 | CA3 | current bridge A.3 | MSB |
| 9 | CA2 | current bridge A.2 |  |
| 8 | CA1 | current bridge A.1 |  |
| 7 | CA0 | current bridge A.0 | LSB |
| 6 | PHA | polarity bridge A | " $0 "$ = current flow from OA1 to OA2 |
| 5 | MDB | mixed decay enable phase B | "1" = mixed decay |
| 4 | CB3 | current bridge B.3 | MSB |
| 3 | CB2 | current bridge B.2 |  |
| 2 | CB1 | current bridge B.1 |  |
| 1 | CB0 | current bridge B.0 | LSB |
| 0 | PHB | polarity bridge B | $" 0 "=$ current flow from OB1 to OB2 |

## Serial data word transmitted from TMC249

(MSB transmitted first)

| Bit | Name | Function | Remark |
| :---: | :--- | :--- | :--- |
| 11 | LD2 | load indicator bit 2 | MSB |
| 10 | LD1 | load indicator bit 1 |  |
| 9 | LD0 | load indicator bit 0 | LSB |
| 8 | 1 | always "1" |  |
| 7 | OT | overtemperature | "1" = chip off due to overtemperature |
| 6 | OTPW | temperature prewarning | "1" = prewarning temperature exceeded |
| 5 | UV | driver undervoltage | "1" = undervoltage on VS |
| 4 | OCHS | overcurrent high side | 3 PWM cycles with overcurrent within 63 PWM cycles |
| 3 | OLB | open load bridge B | no PWM switch off for 14 oscillator cycles |
| 2 | OLA | open load bridge A | no PWM switch off for 14 oscillator cycles |
| 1 | OCB | overcurrent bridge B low side | 3 PWM cycles with overcurrent within 63 PWM cycles |
| 0 | OCA | overcurrent bridge A low side | 3 PWM cycles with overcurrent within 63 PWM cycles |

Typical motor coil current values

| Current setting <br> CA3..0 / CB3..0 | Percentage of <br> current | Typical trip voltage of the current sense comparator <br> (internal reference or analog input voltage of 2V is used) |
| :---: | :--- | :--- |
| 0000 | $0 \%$ | $0 \mathrm{~V} \quad$ (bridge continuously in slow decay condition) |
| 0001 | $6.7 \%$ | 23 mV |
| 0010 | $13.3 \%$ | 45 mV |
| $\ldots$ | $\ldots$ |  |
| 1110 | $93.3 \%$ | 317 mV |
| 1111 | $100 \%$ | 340 mV |

The current values correspond to a standard 4 Bit DAC, where $100 \%=15 / 16$. The contents of all registers is cleared to " 0 " on power-on reset or disable via the ENN pin, bringing the IC to a low power standby mode. All SPI inputs have Schmitt-Trigger function.

## Base current control via INA and INB in SPI mode

In SPI mode, the IC can use an external reference voltage for each DAC. This allows the adaptation to different motors. This mode is enabled by tying pin ANN to GND. A 2.0 V input voltage gives full scale current of $100 \%$. In this case, the typical trip voltage of the current sense comparator is determined by the input voltage and the DAC current setting (see table above) as follows:

$$
\begin{aligned}
& \mathrm{V}_{\text {TRIP,A }}=0.17 \mathrm{~V}_{\text {INA }} \times \text { "percentage } \mathrm{SPI} \text { current setting } \mathrm{A} \text { " } \\
& \mathrm{V}_{\mathrm{TRIP}, \mathrm{~B}}=0.17 \mathrm{~V}_{\text {INB }} \times \text { "percentage SPI current setting } \mathrm{B} \text { " }
\end{aligned}
$$

A maximum of $3.0 \mathrm{~V} \mathrm{~V}_{\mathbb{I}}$ is possible. Multiply the percentage of base current setting and the DAC table to get the overall coil current. It is advised to operate at a high base current setting, to reduce the effects of noise voltages. This feature allows a high resolution setting of the required motor current using an external DAC or PWM-DAC (see schematic for examples).


## Controlling the power down mode via the SPI interface



Programming current value "0000" for both coils at a time clears the overcurrent flags and switches the TMC249 into a low current standby mode with coils switched off.

## Open load detection

Open load is signaled, whenever there are more than 14 oscillator cycles without PWM switch off. Note that open load detection is not possible while coil current is set to "0000", because the chopper is off in this condition. The open load flag will then always be read as inactive (" 0 "). During overcurrent and undervoltage or over temperature conditions, the open load flags also become active!

Due to their principle, the open load flags not only signal an open load condition, but also a torque loss of the motor, especially at high motor velocities. To detect only an interruption of the connection to the motor, it is advised to evaluate the flags during stand still or during low velocities only (e.g. for the first or last steps of a movement).

## Standby and shutdown mode

The circuit can be put into a low power standby mode by the user, or, automatically goes to standby on Vcc undervoltage conditions. Before entering standby mode, the TMC249 switches off all power transistors, and holds their gates in a disable condition using high ohmic resistors. In standby mode the oscillator becomes disabled and the oscillator pin is held at a low state. The standby mode is available via the interface in SPI-mode and via the ENN pin in non-SPI mode.

The shutdown mode even reduces supply current further. It can only be entered in SPI-mode by pulling the ENN pin high. In shutdown additionally all internal reference voltages become switched off and the SPI circuit is held in reset.

## Power saving

The possibility to control the output current can dramatically save energy, reduce heat generation and increase precision by reducing thermal stress on the motor and attached mechanical components. Just reduce motor current during stand still: Even a slight reduction of the coil currents to $70 \%$ of the current of the last step of the movement, halves power consumption! In typical applications a $50 \%$ current reduction during stand still is reasonable.

## Stall Detection stallGuard ${ }^{\text {TM }}$

## Using the sensorless load measurement

The TMC249 provides a patented sensorless load measurement, which allows a digital read out of the mechanical load on the motor via the serial interface. To get a readout value, just drive the motor using sine commutation and mixed decay switched off. The load measurement then is available as a three bit load indicator during normal motion of the motor. A higher mechanical load on the motor results in a lower readout value. The value is updated once per fullstep.

The load detection is based on the motor's back EMF, thus the level depends on several factors:

- Motor velocity: A higher velocity leads to a higher readout value
- Motor resonance: Motor resonances cause a high dynamic load on the motor, and thus measurement may give unsatisfactory results.
- Motor acceleration: Acceleration phases also produce dynamic load on the motor.
- Mixed decay setting: For load measurement mixed decay has to be off for some time before the zero crossing of the coil current. If mixed decay is used, and the mixed decay period is extended towards the zero crossing, the load indicator value decreases.


## Implementing sensorless stall detection

The sensorless stall detection typically is used, to detect the reference point without the usage of a switch or photo interrupter. Therefore the actuator is driven to a mechanical stop, e.g. one end point in a spindle type actuator. As soon as the stop is hit, the motor stalls. Without stall detection, this would give an audible humming noise and vibrations, which could damage mechanics.

To get a reliable stall detection, follow these steps:

1. Choose a motor velocity for reference movement. Use a medium velocity which is far enough away from mechanical resonance frequencies. In some applications even motor start / stop frequency may be used. With this the motor can stop within one fullstep if a stall is detected.
2. Use a sine stepping pattern and switch off mixed decay (at least 1 to 3 microsteps before zero crossing of the wave). Monitor the load indicator during movement. It should show a stable readout value in the range 3 to 7 ( $\mathrm{L}_{\text {MOVE }}$ ). If the readout is high (>5), the mixed decay portion may be increased, if desired.
3. Choose a threshold value $\mathrm{L}_{\text {stall }}$ between 0 and $\mathrm{L}_{\text {move }}-1$.
4. Monitor the load indicator during each reference search movement, as soon as the desired velocity is reached. Readout is required at least once per fullstep. If the readout value at one fullstep is below or equal to Lstall, stop the motor. Attention: Do not read out the value within one chopper period plus 8 microseconds after toggling one of the phase polarities!
5. If the motor stops during normal movement without hitting the mechanical stop, decrease $\mathrm{L}_{\text {stall. }}$. If the stall condition is not detected at once, when the motor stalls, increase $\mathrm{L}_{\text {stall }}$.


## Protection Functions

## Overcurrent protection and diagnosis

The TMC249 uses the current sense resistors on the low side to detect an overcurrent: Whenever a voltage above 0.61 V is detected, the PWM cycle is terminated at once and all transistors of the bridge are switched off for the rest of the PWM cycle. The error counter is increased by one. If the error counter reaches 3, the bridge remains switched off for 63 PWM cycles and the error flag is read as "active". The user can clear the error condition in advance by clearing the error flag. The error counter is cleared, whenever there are more than 63 PWM cycles without overcurrent. There is one error counter for each of the low side bridges, and one for the high side. The overcurrent detection is inactive during the blank pulse time for each bridge, to suppress spikes which can occur during switching.

The high side comparator detects a short to GND or an overcurrent, whenever the voltage between VS and VT becomes higher than 0.15 V at any time, except for the blank time period which is logically ORed for both bridges. Here all transistors become switched off for the rest of the PWM cycle, because the bridge with the failure is unknown.

The overcurrent flags can be cleared by disabling and re-enabling the chip either via the ENN pin or by sending a telegram with both current control words set to " 0000 ". In high side overcurrent conditions the user can determine which bridge sees the overcurrent, by selectively switching on only one of the bridges with each polarity (therefore the other bridge should remain programmed to " 0000 ").

## Over temperature protection and diagnosis

The circuit switches off all output power transistors during an over temperature condition. The over temperature flag should be monitored to detect this condition. The circuit resumes operation after cool down below the temperature threshold. However, operation near the over temperature threshold should be avoided, if a high lifetime is desired.

## Overvoltage protection and ENN pin behavior

During disable conditions the circuit switches off all output power transistors and goes into a low current shutdown mode. All register contents is cleared to " 0 ", and all status flags are cleared. The circuit in this condition can also stand a higher voltage, because the voltage then is not limited by the maximum power MOSFET voltage. The enable pin ENN provides a fixed threshold of $1 / 2 \mathrm{~V}_{\mathrm{CC}}$ to allow a simple overvoltage protection up to 40 V using an external voltage divider (see schematic).


## Chopper Principle

## Chopper cycle / Using the mixed decay feature

The TMC249 uses a quiet fixed frequency chopper. Both coils are chopped with a phase shift of 180 degrees. The mixed decay option is realized as a self stabilizing system (pat. fi.), by shortening the fast decay phase, if the ON phase becomes longer. It is advised to enable the mixed decay for each phase during the second half of each microstepping half-wave, when the current is meant to decrease. This leads to less motor resonance, especially at medium velocities. With low velocities or during standstill mixed decay should be switched off. In applications requiring high resolution, or using low inductivity motors, the mixed decay mode can also be enabled continuously, to reduce the minimum motor current which can be achieved. When mixed decay mode is continuously on or when using high inductivity motors at low supply voltage, it is advised to raise the chopper frequency to minimum 36 kHz , because the half chopper frequency could become audible under these conditions.


On phase:
Current flows in target direction


Fast decay phase:
Current flows back into power supply


Slow decay phase: Current re-circulation


When polarity is changed on one bridge, the PWM cycle on that bridge becomes restarted at once.
Fast decay switches off both upper transistors, while enabling the lower transistor opposite to the selected polarity. Slow decay always enables both lower side transistors.

## Adapting the sine wave for smooth motor operation

After reaching the target current in each chopper cycle, both, the slow decay and the fast decay cycle reduce the current by some amount. Especially the fast decay cycle has a larger impact. Thus, the medium coil current always is a bit lower than the target current. This leads to a flat line in the current shape flowing through the motor. It can be corrected, by applying an offset to the sine shape. In mixed decay operation via SPI, an offset of 1 does the job for most motors.


Coil current does not have optimum shape


Target current corrected for optimum shape of coil current

## Blank Time

The TMC249 uses a digital blanking pulse for the current chopper comparators. This prevents current spikes, which can occur during switching action due to capacitive loading, from terminating the chopper cycle. The lowest possible blanking time gives the best results for microstepping: A long blank time leads to a long minimum turn-on time, thus giving an increased lower limit for the current. Please remark, that the blank time should cover both, switch-off time of the lower side transistors and turn-on time of the upper side transistors plus some time for the current to settle. Thus the complete switching duration should never exceed $1.5 \mu \mathrm{~s}$. With slow external power stages it will become necessary to add additional RC -filtering for the sense resistor inputs.

The TMC249 allows adapting the blank time to the load conditions and to the selected slope in four steps (the effective resulting blank times are about 200ns shorter in the non-A-type):

## Blank time settings

| BL2 | BL1 | Typical blank time |
| :---: | :--- | :--- |
| GND | GND | $0.6 \mu \mathrm{~s}$ |
| GND | VCC | $0.9 \mu \mathrm{~s}$ |
| VCC | GND | $1.2 \mu \mathrm{~s}$ |
| VCC | VCC | $1.5 \mu \mathrm{~s}$ |

## Classical non-SPI control mode (stand alone mode)

The driver can be controlled by analog current control signals and digital phase signals. To enable this mode, tie pin SPE to GND. In this mode, the SPI interface is disabled and the SPI input pins have alternate functions. The internal DACs are forced to "1111".

Pin functions in stand alone mode

| Pin | Stand alone <br> mode name | Function in stand alone mode |
| :--- | :--- | :--- |
| SPE | (GND) | Tie to GND to enable stand alone mode |
| ANN | MDAN | Enable mixed decay for bridge A (low = enable) |
| SCK | MDBN | Enable mixed decay for bridge B (low = enable) |
| SDI | PHA | Polarity bridge A (low = current flow from output OA1 to OA2) |
| CSN | PHB | Polarity bridge B (low = current flow from output OB1 to OB2) |
| SDO | ERR | Error output (high = overcurrent on any bridge, or over temperature). In this <br> mode, the pin is never tri-stated. |
| ENN | ENN | Standby mode (high active), high causes a low power mode of the device. <br> Setting this pin high also resets all error conditions. |
| INA, <br> INB | INA, <br> INB | Current control for bridge A, resp. bridge B. Refer to AGND. The sense <br> resistor trip voltage is 0.34V when the input voltage is 2.0V. Maximum input <br> voltage is 3.0V. |

## Input signals for microstep control in stand alone mode

Attention: When transferring these waves to SPI operation, please remark, that the mixed decay bits are inverted when compared to stand alone mode.


## Unipolar Operation

The TMC249 can also be used in a unipolar motor application with microstepping. In this configuration, only the four upper power transistors are required.

## Differences of short circuit behavior in unipolar operation mode

Since there is no possibility to disable a short to VS condition, the circuit is not completely short circuit proof. In a low cost application a motor short would be covered, just using the bottom sense resistors (see schematic).

## Differences in chopper cycle in unipolar operation mode

In unipolar mode, one of the upper side transistors is chopped, depending on the phase polarity. Slow decay mode always means, that both transistors are disabled. There is no difference between slow and fast decay mode, and the mixed decay control bits are "don't care". The transistors have to stand an off voltage, which is slightly higher than the double of the supply voltage. Voltage decay in the coil can be adapted to the application by adding additional diodes and a zener diode to feed back coil current in flyback conditions to the supply.


## Calculation of the external components

## Sense Resistor

Choose an appropriate sense resistor $\left(\mathrm{R}_{\mathrm{S}}\right)$ to set the desired motor current. The maximum motor current is reached, when the coil current setting is programmed to "1111". This results in a current sense trip voltage of 0.34 V when the internal reference or a reference voltage of 2 V is used.
When operating your motor in fullstep mode, the maximum motor current is as specified by the manufacturer. When operating in sinestep mode, multiply this value by 1.41 for the maximum current ( $I_{\max }$ ).

$$
\mathrm{R}_{\mathrm{S}}=\mathrm{V}_{\mathrm{TRIP}} / I_{\max }
$$

In a typical application:

$$
\begin{array}{ll}
\mathrm{R}_{\mathrm{S}}=0.34 \mathrm{~V} / \mathrm{I}_{\max } \\
& \\
\mathrm{R}_{\mathrm{S}}: & \text { Current sense resistor of bridge } \mathrm{A}, \mathrm{~B} \\
\mathrm{~V}_{\text {TRIP }}: & \text { Programmed trip voltage of the current sense comparators } \\
\mathrm{I}_{\text {max }}: & \text { Desired maximum coil current }
\end{array}
$$

## Examples for sense resistor settings

| $\mathbf{R}_{\mathbf{S}}$ | $\mathbf{I}_{\max }$ |
| :--- | :--- |
| $0.47 \Omega$ | 723 mA |
| $0.33 \Omega$ | 1030 mA |
| $0.22 \Omega$ | 1545 mA |
| $0.15 \Omega$ | 2267 mA |
| $0.10 \Omega$ | 3400 mA |

## High side overcurrent detection resistor $\mathbf{R}_{\text {SH }}$

The TMC249 detects an overcurrent to ground, when the voltage between VS and VT exceeds 150 mV . The high side overcurrent detection resistor should be chosen in a way that 100 mV voltage drop are not exceeded between VS and VT, when both coils draw the maximum current. In a sinestep application, this is when sine and cosine wave have their highest sum, i.e. at 45 degrees, corresponding to 1.41 times the maximum current setting for one coil. In a fullstep application this is the double coil current.

In a microstep application:

$$
\mathrm{R}_{\mathrm{SH}}=0.1 \mathrm{~V} /\left(1.41 \times \mathrm{I}_{\max }\right)
$$

In a fullstep application:
$R_{S H}=0.1 \mathrm{~V} /\left(2 \times I_{\text {max }}\right)$
$\mathrm{R}_{\text {SH }}$ : $\quad$ High side overcurrent detection resistor
$I_{\text {max }}$ : Maximum coil current
However, if the user desires to use higher resistance values, a voltage divider in the range of $10 \Omega$ to $100 \Omega$ can be used for VT. This might also be desired to limit the peak short to GND current, as described in the following chapter.

Attention: A careful PCB layout is required for the sense resistor traces and for the $\mathrm{R}_{S H}$ traces.

## Making the circuit short circuit proof

In practical applications, a short circuit does not describe a static condition, but can be of very different nature. It typically involves inductive, resistive and capacitive components. Worst events are unclamped switching events, because huge voltages can build up in inductive components and result in a high energy spark going into the driver, which can destroy the power transistors. The same is true when disconnecting a motor during operation: Never disconnect the motor during operation!

There is no absolute protection against random short circuit conditions, but pre-cautions can be taken to improve robustness of the circuit:
In a short condition, the current can become very high before it is interrupted by the short detection, due to the blanking during switching and internal delays. The high-side transistors allow a high current flowing for the selected blank time. The lower the external inductivity, the faster the current climbs. If inductive components are involved in the short, the same current will shoot through the low-side resistor and cause a high negative voltage spike at the sense resistor. Both, the high current and the voltage spikes are a danger for the driver.

Thus there are three things to be done, if short circuits are expected:

1. Protect SRA/SRB inputs using a series resistance
2. Increase $\mathrm{R}_{\mathrm{SH}}$ to limit maximum transistor current: Use same value as for sense resistors
3. Use as short as possible blank time

The second measure effectively limits short circuit current, because the upper driver transistor with its fixed ON gate voltage of 6 V forms a constant current source together with its internal resistance and $\mathrm{R}_{\text {SH }}$. A positive side effect is that only one type of low ohmic resistor is required. The drawback is that power dissipation increases. A high side short detection resistor of 0.33 Ohms limits maximum high side transistor current to typically 4A. The schematic shows the modifications to be done.

However, the effectiveness of these measures should be tested in the given application.


## Oscillator Capacitor

The PWM oscillator frequency can be set by an external capacitor. The internal oscillator uses a $28 \mathrm{k} \Omega$ resistor to charge / discharge the external capacitor to a trip voltage of $2 / 3 \mathrm{Vcc}$ respectively $1 / 3 \mathrm{Vcc}$. It can be overdriven using an external CMOS level square wave signal. Do not set the frequency higher than 100 kHz and do not leave the OSC terminal open! The two bridges are chopped with a phase shift of 180 degrees at the positive and at the negative edge of the clock signal.

$$
\text { fosc } \approx \frac{1}{40 \mu \mathrm{~s} \times \operatorname{Cosc}[\mathrm{nF}]}
$$

fosc: PWM oscillator frequency
Cosc: Oscillator capacitor in nF
Table of oscillator frequencies

| fosc typ. | C $_{\text {osc }}$ |
| :--- | :--- |
| 16.7 kHz | 1.5 nF |
| 20.8 kHz | 1.2 nF |
| 25.0 kHz | 1.0 nF |
| 30.5 kHz | 820 pF |
| 36.8 Hz | 680 pF |
| 44.6 kHz | 560 pF |

Please remark that an unnecessary high frequency leads to high switching losses in the power transistors and in the motor. For most applications a chopper frequency slightly above audible range is sufficient. When audible noise occurs in an application, especially with mixed decay continuously enabled, the chopper frequency should be two times the audible range.

## Pull-up resistors on unused inputs

The digital inputs all have integrated pull-up resistors, except for the ENN input, which is in fact an analog input. Thus, there are no external pull-up resistors required for unused digital inputs which are meant to be positive.

## Power supply sequencing considerations

Upon power up, the driver initializes and switches off the bridge power transistors. However, in order for the internal startup logic to work properly, the Vcc supply voltage has to be at least 1.0 V , respectively, the Vs supply voltage has to be at least 5.0 V . When Vs goes up with Vcc at 0 V , a medium current temporary cross conduction of the power stage can result at supply voltages between 2.4 V and 4.8 V . In this voltage range, the upper transistors conduct, while the gates of the lower transistors are floating. While this typically does no harm to the driver, it may hinder the power supply from coming up properly, depending on the power supply start up behavior.

There are two possibilities to prevent this from occurring:

- Add resistors from the LA and LB outputs to GND in the range of $1 \mathrm{M} \Omega$ keeping the low side $N$ channel MOSFETs gates at GND.
- Alternatively, either use a dual voltage power supply, or use a local regulator, generating the 5 V or 3.3 V Vcc voltage.

Please pay attention to the local regulator start up voltage: Some newer switching regulators do not start, before the input voltage has reached 5 V . Therefore it is recommended to use a standard linear regulator like 7805 or LM317 series or a low drop regulator or a switching regulator like the LM2595, starting at relatively low input voltages.

## Slope Control Resistor

The output-voltage slope of the full bridge is controlled by a constant current gate charge / discharge of the MOSFETs. The charge / discharge current for the MOSFETs can be controlled by an external resistor: A reference current is generated by internally pulling the SLP-Pin to 1.25 V via an integrated $4.7 \mathrm{~K} \Omega$ resistor. This current is used to generate the current for switching ON and OFF the power transistors. (In non-A-type the low side slopes are fixed to typ. $+/-15 \mathrm{~mA}$ corresponding to a $5 \mathrm{~K} \Omega$ to $10 \mathrm{~K} \Omega$ slope control resistor!)

The gate-driver output current can be set in range of 2 mA to 25 mA by an external resistor:

$$
\operatorname{RsLP}[\mathrm{K} \Omega] \approx \frac{123}{\text { lout }[\mathrm{mA}]}-4.7
$$

RsLp: Slope control resistor
lout: Controlled output current of the low-side MOSFET driver
The SLP-pin can directly be connected to AGND for the fastest output-voltage slope (respectively maximum output current).

Please remark, that there is a tradeoff between reduced electromagnetic emissions (slow slope) and high efficiency because of low dynamic losses (fast slope). Typical slope times range between 100ns and 500 ns . Slope times below 100 ns are not recommended, because they superimpose additional stress on the power transistors while bringing only very slight improvement in power dissipation.

For applications where electromagnetic emission is very critical, it might be necessary to add additional LC (or capacitor only) filtering on the motor connections.
For these applications emission is lower, if only slow decay operation is used.


## Absolute Maximum Ratings

The maximum ratings may not be exceeded under any circumstances.

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}}$ | Supply voltage | -0.5 | 36 | V |
| $\mathrm{~V}_{\mathrm{SM}}$ | Supply and bridge voltage max. 20000s |  | 40 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Logic supply voltage | -0.5 | 6.0 | V |
| $\mathrm{I}_{\mathrm{OP}}$ | Gate driver peak current (1) |  | 50 | mA |
| $\mathrm{I}_{\mathrm{OC}}$ | Gate driver continuous current |  | 5 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | Logic input voltage | -0.3 | $\mathrm{~V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ | V |
| $\mathrm{~V}_{\mathrm{IA}}$ | Analog input voltage | -0.3 | $\mathrm{~V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ | V |
| $\mathrm{I}_{\mathrm{IO}}$ | Maximum current to / from digital pins <br> and analog inputs |  | $+/-10$ | mA |
| $\mathrm{~V}_{\mathrm{VT}}$ | Short-to-ground detector input voltage | $\mathrm{V}_{\mathrm{S}}-1 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{S}}+0.3 \mathrm{~V}$ | V |
| $\mathrm{~T}_{\mathrm{J}}$ | Junction temperature | -40 | $150(1)$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{STG}}$ | Storage temperature | -55 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Internally limited

## Electrical Characteristics

Operational Range

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{Al}}$ | Ambient temperature industrial (1) | -25 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{AA}}$ | Ambient temperature automotive | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction temperature | -40 | 140 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{S}}$ | Bridge supply voltage (A-type) | 7 | 34 | V |
| $\mathrm{~V}_{\mathrm{S}}$ | Bridge supply voltage (non-A-type) | 7 | 30 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Logic supply voltage | 3.0 | 5.5 | V |
| $\mathrm{f}_{\mathrm{CLK}}$ | Chopper clock frequency |  | 100 | kHz |
| $\mathrm{R}_{\mathrm{SLP}}$ | Slope control resistor | 0 | 470 | $\mathrm{~K} \Omega$ |

(1) The circuit can be operated up to $140^{\circ} \mathrm{C}$, but output power derates.

## DC Characteristics

DC characteristics contain the spread of values guaranteed within the specified supply voltage and temperature range unless otherwise specified. Typical characteristics represent the average value of all parts.
Logic supply voltage: $\quad V_{C C}=3.0 \mathrm{~V} \ldots 5.5 \mathrm{~V}$, Junction temperature: $\mathrm{T}_{J}=-40^{\circ} \mathrm{C} \ldots 140^{\circ} \mathrm{C}$,
Bridge supply voltage: $\mathrm{V}_{\mathrm{S}}=7 \mathrm{~V} \ldots 34 \mathrm{~V}$ (unless otherwise specified)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILDON | Gate drive current low side switch ON (non-A-type) | $\mathrm{V}_{\text {LD }}<4 \mathrm{~V}$ | 10 | 15 | 25 | mA |
| ILDOFF5 | Gate drive current <br> low side switch OFF (non-A-type) | $\begin{aligned} & \mathrm{V}_{\mathrm{LD}}>3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \end{aligned}$ | -15 | -25 | -35 | mA |
| ILdoff3 | Gate drive current low side switch OFF (non-A-type) | $\begin{aligned} & \mathrm{V}_{\mathrm{LD}}>3 \mathrm{~V} \\ & \mathrm{VCC}=3.3 \mathrm{~V} \end{aligned}$ | -10 | -15 | -20 | mA |
| ILDON | Gate drive current low side switch ON (A-type) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}>8 \mathrm{~V}, \mathrm{R}_{\mathrm{SL} P}=0 \mathrm{~K} \\ & \mathrm{~V}_{\mathrm{LD}}<4 \mathrm{~V} \end{aligned}$ | 15 | 25 | 40 | mA |
| $\mathrm{I}_{\text {LDOFF }}$ | Gate drive current low side switch OFF (A-type) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}>8 \mathrm{~V}, \mathrm{R}_{\mathrm{SL} P}=0 \mathrm{~K} \\ & \mathrm{~V}_{\mathrm{LD}}>4 \mathrm{~V} \end{aligned}$ | -15 | -25 | -40 | mA |
| $\mathrm{I}_{\text {HDON }}$ | Gate drive current high side switch ON | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}>8 \mathrm{~V}, \mathrm{R}_{\mathrm{SLP}}=0 \mathrm{~K} \\ & \mathrm{~V}_{\mathrm{S}}-\mathrm{V}_{\mathrm{HD}}<4 \mathrm{~V} \end{aligned}$ | -15 | -25 | -40 | mA |
| $I_{\text {HDOFF }}$ | Gate drive current high side switch OFF | $\begin{aligned} & V_{S}>8 V, R_{S L P}=0 K \\ & V_{S}-V_{H D}>4 V \end{aligned}$ | 15 | 30 | 40 | mA |
| $\Delta I_{\text {SET }}$ | Deviation of Current Setting with Respect to Characterization Curve | Deviation from standard value, $10 \mathrm{k} \Omega<\mathrm{R}_{\text {sLp }}<75 \mathrm{k} \Omega$ | 70 | 100 | 130 | \% |
| $\mathrm{V}_{\mathrm{GH} 1}$ | Gate drive voltage high side ON | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}>8 \mathrm{~V} \\ & \text { relative to } \mathrm{V}_{\mathrm{S}} \end{aligned}$ | -5.1 | -6.0 | -8.0 | V |
| $\mathrm{V}_{\mathrm{GL} 1}$ | Gate drive voltage low side ON | $\mathrm{V}_{\mathrm{S}}>8 \mathrm{~V}$ | 5.1 | 6.0 | 8.0 | V |
| $\mathrm{V}_{\mathrm{GHO}}$ | Gate drive voltage high side OFF | relative to $\mathrm{V}_{\mathrm{S}}$ |  | 0 | -0.5 | V |
| $\mathrm{V}_{\mathrm{GLO}}$ | Gate drive voltage low side OFF |  |  | 0 | 0.5 | V |
| $\mathrm{V}_{\mathrm{GCL}}$ | Gate driver clamping voltage | $-I_{H} / I_{L}=20 \mathrm{~mA}$ | 12 | 16 | 20 | V |
| $\mathrm{V}_{\mathrm{GCLI}}$ | Gate driver inverse clamping voltage | $-I_{H} / I_{L}=-20 \mathrm{~mA}$ |  | -0.8 |  | V |


| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ccuv }}$ | VCC undervoltage |  | 2.5 | 2.7 | 2.9 | V |
| $\mathrm{V}_{\text {CCOK }}$ | VCC voltage o.k. |  | 2.7 | 2.9 | 3.0 | V |
| $\mathrm{I}_{\mathrm{CC}}$ | VCC supply current | $\mathrm{f}_{\text {osc }}=25 \mathrm{kHz}$ |  | 0.85 | 1.35 | mA |
| $\mathrm{I}_{\text {CCSTB }}$ | VCC supply current standby |  |  | 0.45 | 0.75 | mA |
| ICCSD | VCC supply current shutdown | ENN = 1 |  | 37 | 70 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {SUV }}$ | VS undervoltage |  | 5.5 | 5.9 | 6.2 | V |
| $\mathrm{V}_{\text {ccok }}$ | VS voltage o.k. |  | 6.1 | 6.4 | 6.7 | V |
| $\mathrm{I}_{\text {SSM }}$ | VS supply current with maximum current setting (static state) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=14 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{SLP}}=0 \mathrm{~K} \end{aligned}$ |  | 6 |  | mA |
| $\mathrm{I}_{\text {SSD }}$ | VS supply current shutdown or standby | $\mathrm{V}_{\mathrm{S}}=14 \mathrm{~V}$ |  | 28 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | High input voltage (SDI, SCK, CSN, BL1, BL2, SPE, ANN) |  | 2.2 |  | $\begin{gathered} \mathrm{VCC}+ \\ 0.3 \mathrm{~V} \end{gathered}$ | V |
| VIL | Low input voltage (SDI, SCK, CSN, BL1, BL2, SPE, ANN) |  | -0.3 |  | 0.7 | V |
| $\mathrm{V}_{\mathrm{IHYS}}$ | Input voltage hysteresis (SDI, SCK, CSN, BL1, BL2, SPE, ANN) |  | 100 | 300 | 500 | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | High output voltage (output SDO) | $-\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ | $\begin{gathered} \text { VCC - } \\ 0.6 \end{gathered}$ | $\begin{gathered} \text { VCC - } \\ 0.2 \end{gathered}$ | VCC | V |
| $\mathrm{V}_{\text {OL }}$ | Low output voltage (output SDO) | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ | 0 | 0.1 | 0.4 | V |
| $-l_{\text {ISL }}$ | Low input current (SDI, SCK, CSN, BL1, BL2, SPE, ANN) | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=0 \\ & \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ | 2 | $\begin{aligned} & 10 \\ & 25 \end{aligned}$ | 70 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {ENNH }}$ | High input voltage threshold (input ENN) |  |  | 1/2 VCC |  |  |
| $\mathrm{V}_{\text {EHYS }}$ | Input voltage hysteresis (input ENN) |  |  | $\begin{gathered} 0.1 \\ \mathrm{~V}_{\mathrm{ENNH}} \end{gathered}$ |  |  |
| $\mathrm{V}_{\text {OSCH }}$ | High input voltage threshold (input OSC) |  | tbd | 2/3 VCC | tbd | V |
| $\mathrm{V}_{\text {OSCL }}$ | Low input voltage threshold (input OSC) |  | tbd | 1/3 VCC | tbd | V |
| $\mathrm{V}_{\text {VTD }}$ | VT threshold voltage (referenced to VS) |  | -130 | -155 | -180 | mV |
| $\mathrm{V}_{\text {TRIP }}$ | SRA / SRB voltage at DAC="1111" | internal ref. or 2 V at INA / INB | 315 | 350 | 385 | mV |
| $\mathrm{V}_{\text {SRS }}$ | SRA / SRB overcurrent detection threshold |  | 570 | 615 | 660 | mV |
| $\mathrm{V}_{\text {SROFFS } 1}$ | SRA / SRB comparator offset voltage (Standard device) |  | -10 | 0 | 10 | mV |
| $\mathrm{V}_{\text {SROFFS2 }}$ | SRA / SRB comparator offset voltage (Selected device) |  | -6 | 0 | 6 | mV |
| $\mathrm{R}_{\text {INAB }}$ | INA / INB input resistance | Vin $\leq 3$ V | 175 | 264 | 360 | $\mathrm{k} \Omega$ |

## AC Characteristics

AC characteristics contain the spread of values guaranteed within the specified supply voltage and temperature range unless otherwise specified. Typical characteristics represent the average value of all parts.
Logic supply voltage: $\quad \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \quad$ Bridge supply voltage: $\mathrm{V}_{\mathrm{S}}=14.0 \mathrm{~V}$,
Ambient temperature: $\mathrm{T}_{\mathrm{A}}=27^{\circ} \mathrm{C}$,
External MOSFET gate charge $=3.2 \mathrm{nC}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{OsC}}$ | Oscillator frequency <br> using internal oscillator | Cosc $=1 \mathrm{nF}$ <br> $\pm 1 \%$ | 20 | 25 | 31 | kHz |
| $\mathrm{T}_{\mathrm{BL}}$ | Effective Blank time | BL1, BL2 $=\mathrm{V}_{\mathrm{CC}}$ | 1.35 | 1.5 | 1.65 | $\mu \mathrm{~s}$ |
| $\mathrm{~T}_{\mathrm{ONMIN}}$ | Minimum PWM on-time | BL1, BL2 $=$ <br> GND |  | 0.7 |  | $\mu \mathrm{~s}$ |

## Thermal Protection

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {JOT }}$ | Thermal shutdown |  | 145 | 155 | 165 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {JOTHYS }}$ | $\mathrm{T}_{\text {JOT }}$ hysteresis |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {JWT }}$ | Prewarning temperature |  | 135 | 145 | 155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {JWTHYS }}$ | $\mathrm{T}_{\text {JWT }}$ hysteresis |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |

## SPI Interface Timing



## Propagation Times

(3.0 V $\leq \mathrm{VCC} \leq 5.5 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{Tj} \leq 150^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{IH}}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.5 \mathrm{~V} ; \mathrm{tr}, \mathrm{tf}=10 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCK }}$ | SCK frequency | $\mathrm{ENN}=0$ | DC |  | 4 | MHz |
| $\mathrm{t}_{1}$ | SCK stable before and after CSN <br> change |  | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Width of SCK high pulse |  | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | Width of SCK low pulse |  | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{DU}}$ | SDI setup time |  | 40 |  |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | SDI hold time | 50 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{D}}$ | SDO delay time | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 40 | 100 | ns |
| $\mathrm{t}_{\mathrm{ZC}}$ | CSN high to SDO high impedance | $\left.{ }^{*}\right)$ | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{ES}}$ | ENN to SCK setup time |  | 30 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{PD}}$ | CSN high to LA / HA / LB / HB <br> output polarity change delay | $\left.{ }^{* *}\right)$ |  | 3 | $\mathrm{t}_{\mathrm{OsC}}+4$ | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{LD}}$ | Load indicator valid after LA / HA / <br> LB / HB output polarity change |  | 5 | 7 | $\mu \mathrm{~s}$ |  |

${ }^{*}$ ) SDO is tristated whenever ENN is inactive (high) or CSN is inactive (high).
${ }^{* *}$ ) Whenever the PHA / PHB polarity is changed, the chopper is restarted for that phase. However, the chopper does not switch on, when the SRA resp. SRB comparator threshold is exceeded upon the start of a chopper period.

## Using the SPI interface

The SPI interface allows either cascading of multiple devices, giving a longer shift register, or working with a separate chip select signal for each device, paralleling all other lines. Even when there is only one device attached to a CPU, the CPU can communicate with it using a 16 bit transmission. In this case, the upper 4 bits are dummy bits.

## SPI Filter

To prevent spikes from changing the SPI settings, SPI data words are only accepted, if their length is at least 12 bit.

## Application Note: Extending the Microstep Resolution

For some applications it might be desired to have a higher microstep resolution, while keeping the advantages of control via the serial interface. The following schematic shows a solution, which adds two LSBs by selectively pulling up the SRA / SRB pin by a small voltage difference. Please remark, that the lower two bits are inverted in the depicted circuit. A full scale sense voltage of 340 mV is assumed. The circuit still takes advantage of completely switching off of the coils when the internal DAC bits are set to "0000". This results in the following comparator trip voltages:

| Current setting <br> (MSB first) | Trip voltage |
| :---: | :--- |
| 0000 xx | 0 V |
| 000111 | 5.8 mV |
| 000110 | 11.5 mV |
| 000101 | 17.3 mV |
| 000100 | 23 mV |
| $\ldots$ |  |
| 111101 | 334.2 mV |
| 111100 | 340 mV |


| SPI bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC bit | $/ \mathrm{B} 1$ | $/ \mathrm{B} 0$ | $/ \mathrm{A} 1$ | $/ \mathrm{A} 0$ | MDA | A5 | A 4 | A3 |
| SPI bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DAC bit | A2 | PHA | MDB | B5 | B4 | B3 | B2 | PHB |



Please see the FAQ document for more application information.

## Documentation Revision

| Version | Author <br> BD= Berrhard Dwersteg | Description |
| :--- | :--- | :--- |
| V2.06 | BD | Added power supply sequencing considerations |
| V2.07 | BD | Updated logo, minor additions |
| V2.09 | BD | Adapted style, added info on chopper cycle |
| V2.10 | BD | Corrected ENN timing in SPI section, updated MOSFET list |
|  |  |  |
|  |  |  |

[^0]
[^0]:    ${ }^{i} \mathrm{SPI}$ is a trademark of Motorola

