# LA6242H <br> <br> Monolithic Linear IC <br> <br> Monolithic Linear IC For CD Player 4-channel Bridge (BTL) Driver 

## Overview

The LA6242H is a 4-channel motor driver IC for home and car CD players. It provides a pin for switching the channel 1 input.

## Functions

- Four bridge-connected (BTL) power amplifier circuits
- IO max: 1A
- Built-in level shifter circuits
- Muting circuit (on/off control for all outputs)
- High output voltage (dynamic range): 6.5 V (typical, channel 1 only)
- Built-in input operational amplifier (channel 1 only)
- Channel 1 input operational amplifier switching function
- Built-in regulator that uses an external PNP transistor and is set by the value of an external resistor.
- Built-in overheat protection (Thermal shutdown) circuit (Design guarantee)


## Specifications

Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}} \mathrm{S}$ | *1 | 14 | V |
|  | $\mathrm{V}_{\mathrm{CC}} \mathrm{P}^{*}$ | $\mathrm{V}_{C C}{ }^{\text {P1, }} \mathrm{V}_{C C}{ }^{\text {P2 }}$ *1 | 14 | V |
| Maximum input voltage | $V_{\text {IN }}{ }^{\text {B }}$ |  | 13 | V |
| Maximum output current | $\mathrm{I}_{0}$ max | Each output | 1 | A |
| MUTE pin voltage | $V_{\text {MUTE }}$ |  | 13 | V |
| Allowable power dissipation | Pd max | Independent IC | 0.8 | W |
|  |  | Mounted on the specified board *2 | 1.8 | W |
| Operating temperature | Topr |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

*1: All of the power supply pins, $\mathrm{V}_{\mathrm{CC}} S, \mathrm{~V}_{\mathrm{CC}} \mathrm{P} 1$, and $\mathrm{V}_{\mathrm{CC}} \mathrm{P} 2$, must be connected to the power supply system externally to the IC.
2: Specified board: $114.3 \mathrm{~mm} \times 76.1 \mathrm{~mm} \times 1.6 \mathrm{~mm}$, glass epoxy board.

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

Recommended Operating Conditions at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :--- | :--- | :--- | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 5 to 13 | V |

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCP}} 1=\mathrm{V}_{\mathrm{CC}} \mathrm{P} 2=8 \mathrm{~V}, \mathrm{VREF}=2.5 \mathrm{~V}, \mathrm{MUTE}=5 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Overall |  |  |  |  |  |  |
| Quiescent current 1 | ICC-ON | All channel outputs on, MUTE pin: high |  | 30 | 45 | mA |
| Quiescent current 2 | ICC-OFF | All channel outputs off, MUTE pin: low |  | 5 | 10 | mA |
| Muting function on voltage | $\mathrm{V}_{\text {MUTE }}$-ON | MUTE *1 | 2 |  |  | V |
| Muting function off voltage | $\mathrm{V}_{\text {MUTE }}$-OFF | MUTE *1 |  |  | 0.5 | V |
| Thermal shutdown | TSD | *4 | 150 | 175 | 200 | ${ }^{\circ} \mathrm{C}$ |
| BTL Amplifier (Channel 1) (Output Amplifier Block) |  |  |  |  |  |  |
| Input amplifier offset voltage | VoFF_OP-AMP | Channel 1, input operational amplifiers $A$ and $B$ | -50 |  | +50 | mV |
| Output voltage | $\mathrm{V}_{\mathrm{O}} 1$ | $\mathrm{R}_{\mathrm{L}}=8 \Omega * 2$ | 6.2 | 6.5 |  | V |
| I/O gain | VG1 | *3 | 5.4 | 6 | 6.6 | Times |
| Slew rate | SR1 | With the amplifier operating independently, twice the value measured between outputs $* 3, * 4$ |  | 0.5 |  | V/ $\mu \mathrm{s}$ |
| Input Operational Amplifier |  |  |  |  |  |  |
| Output offset voltage | $\mathrm{V}_{\text {OFF }}{ }^{1}$ | Input operational amplifiers A and B | -10 |  | +10 | mV |
| OP-AMP_SINK | OP_SINK | Input operational amplifier sink current | 2 |  |  | mA |
| OP-AMP_SOURCE | OP_SOURCE | Input operational amplifier source current | 300 | 500 |  | $\mu \mathrm{A}$ |
| Input Operational Amplifier Switching |  |  |  |  |  |  |
| Input amplifier switching voltage 1 | $\mathrm{V}_{\text {IN }} 1$-SW | Channel 1, with input operational amplifier B selected $* 5$ |  |  | 0.5 | V |
| Input amplifier switching voltage 2 | $\mathrm{V}_{\text {IN }} 1$-SW | Channel 1, with input operational amplifier A selected $* 5$ | 2 |  |  | V |
| BTL Amplifier (Channels 2 to 4) (Output Amplifier Block) |  |  |  |  |  |  |
| Output offset voltage | $\mathrm{V}_{\text {OFF }}{ }^{2}$ | Between the + and - outputs for each channel | -50 |  | +50 | mV |
| Output voltage | $\mathrm{V}_{\mathrm{O}} 2$ | $R_{L}=8 \Omega$, between the + and - outputs for each channel *2 | 5 | 5.4 |  | V |
| I/O gain | VG2 |  | 5.4 | 6 | 6.6 | Multip lier |
| Slew rate | SR2 | Amplifier independently, twice the value measured between outputs $* 3, * 4$ |  | 0.5 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| Regulator Voltage |  |  |  |  |  |  |
| VREG output voltage | VREG | *6 | 1.21 | 1.26 | 1.31 | V |
| REG-IN sink current | REG-IN-SINK | The base current of the external PNP transistor | 5 | 10 |  | mA |
| Line regulation | $\Delta \mathrm{V}_{\mathrm{O}} \mathrm{LN}$ | $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 12 \mathrm{~V}, \mathrm{IO}=200 \mathrm{~mA}$ |  | 20 | 150 | mV |
| Load regulation | $\Delta \mathrm{V}_{\text {OLD }}$ | $5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 200 \mathrm{~mA}$ |  | 50 | 200 | mV |

*1: When the MUTE pin is high, the outputs will be on, and when low, the outputs will be off. (In the amplifier output off state, the outputs are in the high-impedance state.) This operation applies to all channels.
*2: The voltage across the load terminals when an $8 \Omega$ load is connected across the outputs. With the input either high or low. With the output in the saturated state.
*3: The channel 1 input operational amplifier has a 0 dB gain, i.e. it is a buffer amplifier.
*4: Design guarantee value
*5: When $\mathrm{V}_{I N} 1$-SW is high, operational amplifier A operates, and when low, operational amplifier B operates.
*6: For testing, short the REGOUT to the collector of the external PNP-transistor.

## Package Dimensions

unit: mm (typ)
3234B



Block Diagram


Pin Functions

| Pin No. | Pin name | Pin description |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\text {IN }}{ }^{1-\mathrm{A}}$ | Channel 1 input amplifier A inverting input |
| 2 | $\mathrm{V}_{\text {IN }}{ }^{1+} \mathrm{A}$ | Channel 1 input amplifier A non-inverting input |
| 3 | $\mathrm{V}_{\mathrm{CC}}{ }^{\text {P1 }}$ | Channels 1 and 2: power stage power supply |
| 4 | $\mathrm{V}_{\mathrm{O} 1^{+}}$ | Channel 1 output (+) |
| 5 | $\mathrm{V}_{\mathrm{O}}{ }^{-}$ | Channel 1 output (-) |
| 6 | $\mathrm{V}_{\mathrm{O}}{ }^{+}$ | Channel 2 output (+) |
| 7 | $\mathrm{V}_{\mathrm{O}}{ }^{-}$ | Channel 2 output (-) |
| 8 | $\mathrm{V}_{\mathrm{O}}{ }^{+}$ | Channel 3 output (+) |
| 9 | $\mathrm{V}_{\mathrm{O}^{3-}}$ | Channel 3 output (-) |
| 10 | $\mathrm{V}_{\mathrm{O}}{ }^{+}$ | Channel 4 output (+) |
| 11 | $\mathrm{V}_{\mathrm{O}}{ }^{-}$ | Channel 4 output (-) |
| 12 | $\mathrm{V}_{\mathrm{CC}}{ }^{\text {P2 }}$ | Channels 3 and 4: power stage power supply |
| 13 | $\mathrm{V}_{\text {IN }}{ }^{4}$ | Channel 4 input |
| 14 | $\mathrm{V}_{\text {IN }} 4 \mathrm{G}$ | Channel 4 input (gain adjustment) |
| 15 | $\mathrm{V}_{\text {IN }}{ }^{\text {d }}$ | Channel 3 input |
| 16 | $\mathrm{V}_{1 \mathrm{I} 3 \mathrm{G}}$ | Channel 3 input (gain adjustment) |
| 17 | $\mathrm{V}_{1 N^{2}}$ | Channel 2 input |
| 18 | $\mathrm{V}_{\text {IN }} 2 \mathrm{G}$ | Channel 2 input (gain adjustment) |
| 19 | REGIN | Base connection of external PNP transistor |
| 20 | REGOUT | Regulator error amplifier input (+) |
| 21 | $\mathrm{V}_{\mathrm{CC}} \mathrm{S}$ | Signal system power supply |
| 22 | VREFIN | Reference voltage input |
| 23 | MUTE | Output on/off control |
| 24 | $\mathrm{V}_{\text {IN }} 1$-SW | Channel 1 input operational amplifier switching |
| 25 | SGND | Signal system ground |
| 26 | $\mathrm{V}_{\text {IN }}{ }^{1+\mathrm{B}}$ | Channel 1 amplifier B non-inverting input |
| 27 | $\mathrm{V}_{\text {IN }}{ }^{1-\mathrm{B}}$ | Channel 1 amplifier B inverting input |
| 28 | $\mathrm{V}_{\text {IN }}{ }^{1}$ | Channel 1 input and input operational amplifier output |

Note: • The center frame (FR) is used as the power system ground (P-GND). Along with the signal system ground (SGND), this level must be the lowest potential in the system.

- The $\mathrm{V}_{\mathrm{CC}} \mathrm{S}$ (signal system power supply), $\mathrm{V}_{\mathrm{CC}} \mathrm{P} 1$, and $\mathrm{V}_{\mathrm{CC}} \mathrm{P} 2$ (output stage power supplies) must be shorted together externally

Pin Description

| Pin No. | Pin name | Function | Description | Equivalent circuit |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 1 \\ 2 \\ 26 \\ 27 \\ 28 \end{gathered}$ | $V_{I N}{ }^{1-A}$ <br> $\mathrm{V}_{\mathrm{IN}}{ }^{1+A}$ <br> $\mathrm{V}_{\mathrm{IN}}{ }^{1+\mathrm{B}}$ <br> $\mathrm{V}_{\text {IN }}{ }^{1-\mathrm{B}}$ <br> $\mathrm{V}_{\mathrm{IN}}{ }^{1}$ | Input <br> (channel 1) | Inputs <br> The total gain is set by setting the gain of the input amplifier. |  |
| $\begin{aligned} & 4 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{v}_{\mathrm{O} 1^{+}} \\ & \mathrm{v}_{\mathrm{O}}{ }^{-} \end{aligned}$ | Output <br> (channel 1) | Channel 1 output |  |
| $\begin{gathered} \hline 6 \\ 7 \\ 8 \\ 8 \\ 9 \\ 10 \\ 11 \end{gathered}$ | $\mathrm{V}_{\mathrm{O}} 2^{+}$ <br> $\mathrm{V}_{\mathrm{O}} 2^{-}$ <br> $\mathrm{V}_{\mathrm{O}}{ }^{+}$ <br> $\mathrm{V}_{\mathrm{O}}{ }^{3-}$ <br> $\mathrm{V}_{\mathrm{O}} 4^{+}$ <br> $\mathrm{V}_{\mathrm{O}} 4^{-}$ | Output <br> (channels 2 to 4) | Channel 2 to 4 outputs |  |
| 23 | MUTE | MUTE | Controls the on/off states of the corresponding channel output. <br> MUTE = high: Output on <br> MUTE = low: Output off <br> *: When the MUTE pin is open, the outputs will be off. (The same as when the MUTE pin is low.) |  |
| 24 | $\mathrm{V}_{\text {IN }}{ }^{1-S W}$ | Channel 1 input amplifier switching | Channel 1 input operational amplifier switching function. Either amplifier A or amplifier B is selected according to the voltage applied to the VIN1-SW pin. <br> High: VIN_A <br> Low: VIN_B |  |

Continued on next page.

Continued from preceding page.

| Pin No. | Pin name | Function | Description | Equivalent circuit |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 17 \\ & 18 \\ & 15 \\ & 16 \\ & 13 \\ & 14 \end{aligned}$ | $V_{I N}{ }^{2}$ <br> $\mathrm{V}_{\mathrm{IN}} \mathrm{V}^{2 G}$ <br> $V_{I N}{ }^{3}$ <br> $V_{I N}{ }^{3 G}$ <br> $V_{I N}{ }^{4}$ <br> $V_{I N} 4 G$ | Input <br> (channels 2 to 4 ) | Inputs |  |
| 22 | VREFIN | VREF | Reference voltage |  |
| $\begin{aligned} & 19 \\ & 20 \end{aligned}$ | REGIN REGOUT | REG | Regulator block |  |

## MUTE, $\mathrm{V}_{\text {IN }} 1-\mathrm{SW}$

- Relationship between the MUTE pin and the outputs

| MUTE | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | CH 1 | CH 2 | CH 3 | CH 4 |
| H | on |  |  |  |
| L | off |  |  |  |

Note $* 1$ : When the outputs are off, they are in the high-impedance state. *2: The muting function applies to all channels.

- VIN1-SW and the channel 1 input operational amplifier

| $\mathrm{V}_{\text {IN }} 1$-SW | Channel 1 input operational amplifier |
| :---: | :---: |
| $H$ | AMP_A |
| L | AMP_B |



- Muting

| MUTE | Output amplifiers |
| :---: | :---: |
| L | off |
| H | on |

## Overview of the input/output relationship



Note: Only channel 1 has an added input operational amplifier.

## Application Circuit Example



■ SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
■ SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
$\square$ In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
$\square$ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
$\square$ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
$\square$ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.

- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of June, 2009. Specifications and information herein are subject to change without notice.

